In this paper we review our work in the field of heterogeneous integration of III-V semiconductors and non-reciprocal optical materials on a silicon waveguide circuit. We elaborate on the heterogeneous integration technology based on adhesive DVS-BCB die-to-wafer bonding and discuss several device demonstrations. The presented devices are envisioned to be used in photonic integrated circuits for communication applications (telecommunications and optical interconnects) as well as in spectroscopic sensing systems operating in the short-wave infrared wavelength range.
INTRODUCTION
Silicon-On-Insulator (SOI) waveguide circuits are widely studied because of the large refractive index contrast that is available on this platform, which allows realizing ultra-compact devices. The interest in this technology stems also from the expectation that the maturity and low-cost of CMOS-technology can be applied for advanced photonic products [1] . Since silicon lacks efficient light emission and amplification, the integration of III-V semiconductors on top of silicon waveguide circuits is required to achieve complex integrated circuits. Several approaches can be followed to realize this integration. Heterogeneous integration through die-to-wafer bonding and direct hetero-epitaxy allow for dense and wafer-scale integration of the III-V opto-electronic components on the silicon photonic platform. Since the quality of hetero-epitaxially grown layers is inferior to III-V epitaxy grown on its native substrate, the heterogeneous integration of III-V semiconductors on silicon using a wafer bonding technique is currently the most relevant solution for the fabrication of laser sources on silicon. In order to densely integrate the III-V semiconductors with the silicon waveguide circuits, mainly molecular wafer bonding and DVS-BCB adhesive bonding techniques are used and are actively reported in state-of-the-art hybrid amplifiers [2] [3] and lasers [4] [5] [6] . In these approaches, unstructured InP-based dies are bonded, epitaxial layers down, on an SOI waveguide circuit wafer, after which the InP growth substrate is removed and the III-V epitaxial film is processed. In this paper we show that using a DVS-BCB adhesive bonding process compact heterogeneously integrated III-V/silicon devices can be realized, which are key optical components in communication and sensing systems.
DIE-TO-WAFER BONDING TECHNOLOGY
The bonding process was developed for multiple III-V die-to-silicon wafer bonding, as well as single die bonding. A MicroTec Süss ELAN CB6L wafer bonder was used for the bonding experiments. The bonding process starts with the cleaning of the SOI substrate and III-V dies. The SOI cleaning is performed by dipping the substrate into a Standard Clean 1 (SC-1) solution heated to 70°C, for 15 min. After this, the DVS-BCB:mesitylene solution is spin-coated onto the SOI substrate. The SOI substrate is then baked for 10 min at 150°C, to let mesitylene evaporate, after which the substrate is slowly cooled down to room temperature. Finally, the SOI is mounted on a carrier wafer made of Pyrex glass. Meanwhile, prior to bonding, two sacrificial layers on the III-V die are removed by selective wet etching, which also removes particles and contaminants from the III-V die surface. The III-V die is then rinsed with DI water, dried and mounted on the SOI die. Since in the presented method the dies are contacted at room temperature, individual dies can easily be pick-and-placed onto the silicon target wafer. They can be aligned manually with an accuracy of 500µm without any extra tools or can be placed more accurately using a flip-chip machine. After that, the SOI substrate on its carrier wafer is mounted on the transport fixture and is loaded into the processing chamber of the wafer bonding tool. The chamber is pumped-down and heated to 150°C with a ramp of 15 °C/min for 10 min, while applying pressure on the III-V/SOI stack. The actual bonding pressure (the applied force per area of the III-V die) is kept in the range of 200 to 400 kPa. After keeping the pressure on the dies for 10 min at 150 °C, the temperature is increased up to 280 °C, with a ramp of 1.5 °C/min. Upon reaching 280 °C, the dies are kept at this temperature for 60 min in a N2 atmosphere. After the curing, the bonded samples are cooled down (at 6-10 °C/min) and unloaded from the processing chamber. The InP substrate of the III-V die is then removed by selective wet etching, leaving a thin III-V film with the functional layers bonded to the SOI die, ready for further processing. Some examples of transferred epitaxial III-V material onto silicon waveguide circuits are shown in Figure 1 [7] . 
III-V ON SILICON DEVICES FOR COMMUNICATION APPLICATIONS
While silicon-on-insulator is an interesting material platform for photonic integration, it lacks an integrated light source and optical amplification, needed to make complex photonic integrated circuits. Therefore the heterogeneous integration of III-V semiconductors (and more specifically InP-based semiconductors) enables the integration of these optical components on a silicon waveguide circuit.
InP on silicon lasers

Hybrid III-V on silicon DFB lasers
The concept of the III-V on silicon hybrid DFB laser is analogous to the design proposed by UCSB/INTEL, however in this case the heterogeneous integration is carried out using a thin adhesive bonding layer (<100nm). The cross-section of the hybrid III-V/Silicon evanescent laser is shown in Figure 2 . The used SOI platform consists of rib Si waveguides of 500 nm height and 0.8 µm width, surrounded by 220 nm deep and 3.5 µm wide trenches. For better SOI wafer planarization, these trenches are filled with SiO 2 , using chemical vapor deposition (CVD), chemical-mechanical polishing (CMP) and wet etching techniques. The epitaxial III-V structure, bonded on top of the waveguide, is essentially the same as the one in [8] with a 240nm-thick n-type InP spacer layer and 16.8 µm wide mesa structure comprising 8 quantum wells based on InAlGaAs alloys. For a DVS-BCB bonding layer thickness between 20 nm and 120 nm, the fundamental hybrid optical TE mode is predominantly confined within the Si waveguide (Γ Si > 70%), with only a fraction of the optical power within the MQW active region (Γ MQW >3%). In order not to excite higher order modes, which are not confined only to the central part of III-V mesa, and to reduce the threshold current of the device, the current injection is confined using proton implantation in the lateral sections of the mesa (see Fig. 2 
III-V on silicon tunable laser based on ring resonators for wavelength selection
The single-mode hybrid tunable laser includes an InP waveguide providing light amplification, and a ring resonator (RR) allowing single mode operation. Two Bragg reflectors etched on silicon waveguides close the laser cavity. To demonstrate the potential of the integration technology, a 10Gbit/s silicon optical modulator was cointegrated with the tunable laser source, as shown in Figure 3 (a). The fabrication process begins with 200 mm silicon on insulator (SOI) wafers incorporating a 400 nm thick silicon waveguide layer on a 2 µm buried oxide layer. Deep UV 193nm lithography and plasma HBr etching of 180 nm silicon allow the fabrication of rib waveguides for the coupling between the bonded III-V and silicon waveguides. By etching 120 nm in the 220 nm pre-defined level, rib waveguides for modulators are fabricated. Lithography and etching of 100 nm silicon are then carried out to form 220 nm thick stripe waveguides. Next several ion implantation steps are carried out in order to realize p++, p, n and n++ dopings for the modulators. Bragg gratings are then etched on 220 nm stripe waveguides with an etch depth of 50 nm. A HDP silicon oxide deposition on the wafers and a chemical-mechanical-polishing are used to planarize the SOI wafers. 2 inch InP wafers containing a quantum well heterostructure are directly bonded onto the planarized SOI wafers after preparation of the surfaces [10] . InP lasers are then processed, and NiCr heaters are defined above the RRs. Metallization steps are performed for contacting the modulators, the heaters and the hybrid III-V/Si lasers. It is to be noted that several tapers are integrated to ensure an efficient mode transfer from the III-V waveguide to silicon rib waveguide [11] , and also between the different types of silicon waveguides. The RR based hybrid laser exhibits a CW threshold current around 41 mA at 20°C and the output power coupled to the silicon waveguide is around 2.5 mW for an injection current of 100 mA. The maximum output power is around 6.5 mW at 20°C, and the output power is still higher than 1 mW at 60°C. Electrical current injection into the heater allows thermal tuning of the ring resonance wavelength. As a result, the selected cavity mode will jump to another one having the lowest threshold. The tuning behavior is shown in Figure 3 (b), the side mode suppression is better than 40dB over the entire wavelength range. 
III-V on silicon multi-wavelength laser
In order to realize a III-V/silicon multi-wavelength laser an intracavity wavelength (de)multiplexer is required, which can be implemented in different ways. Classically an arrayed waveguide grating (AWG) is implemented [12] . In this work we implement a ring-resonator based (de)multiplexer, as shown in Figure 4 (a). This offers some distinct advantages over an AWG: the ring resonator resonance wavelengths, defining the emission wavelengths of the different laser channels can be individually thermally tuned to provide an arbitrary and versatile channel spacing. Secondly, the ring resonator structure is more compact that AWGs, definitely when a small channel spacing is required. This wavelength (de)multiplexer is implemented in silicon photonics, using a 220 nm thick silicon guiding layer on a 2 µm buried oxide layer. The III-V thin film optical amplifier is implemented as a 3 µm wide mesa etched through to the ntype InP contact layer. In this particular device implementation the amplifier section was 500 µm long. The III-V layer stack consists of a p-InGaAs contact layer, a p-InP cladding layer (1.5 µm thick), six InGaAsP quantum wells (6 nm) surrounded by two InGaAsP separate confinement heterostructure layers (100 nm thick, bandgap wavelength 1.17 µm) and a 200 nm thick n-type InP layer. The optical coupling between the III-V amplifier waveguide and the silicon waveguide circuit is realized using an adiabatic spot size converter by tapering down the III-V waveguide width to below 500 nm and also implementing a taper in the silicon waveguide layer. In order to provide efficient optical coupling, the silicon taper is implemented in a 400 nm thick silicon rib waveguide structure (etched 180 nm), which is then in its turn efficiently coupled to the 220 nm device layer using a short adiabatic taper structure. The III-V/silicon taper structure, shown in Figure 4 (b) consists of two sections: first, the III-V mesa is tapered from 3 µm to 900 nm over a length of 45 µm after which the III-V mesa is gradually tapered from 900 nm to 500 nm over a length of 150 µm. The silicon waveguide underneath tapers from 300 nm to 1 µm over 150 µm. The DVS-BCB bonding layer thickness, determining the separation between the silicon waveguide layer and the III-V layer is 110 nm in this implementation. The silicon (de)multiplexer circuit consists of 4 ring resonators coupled to the same bus waveguide. The free spectral range of the ring resonators is 15.5 nm and the loaded quality factor of the resonators is larger than 3000, providing sufficient suppression of longitudinal laser cavity modes adjacent to the lasing longitudinal mode (longitudinal mode spacing of 250 pm in this device implementation). The reflectors are implemented as distributed Bragg reflectors etched on the surface on the silicon waveguide layer, using a 290 nm grating period, 70 nm etch depth and 50% duty cycle. The high reflectivity mirror consists of 40 grating periods (resulting in a reflectivity > 90% and a 3dB bandwidth of 100 nm), while the partially reflecting mirror consists of 8 periods, resulting in 40 % maximum reflection and a 3dB bandwidth of 140 nm. For the interfacing to optical fiber, diffractive grating couplers structures are used, using the same 70 nm etch depth in the 220 nm device layer, but using a second order grating design (grating period 625 nm, 10 degree fiber angle). The devices show a threshold current between 30 and 40mA for the different channels. 1-2mW optical output power is realized. 250GHz channel spacing is obtained, with a side mode suppression ratio better than 45dB [13] .
III-V on silicon microlasers
Microdisk lasers
When footprint and power consumption become critical, definitely a high confinement of the optical mode in the quantum wells is required, together with a low modal volume. This is exploited both in microdisk lasers and photonic
Left Mirror
III-V Silicon
Substrate substrate crystal lasers integrated on a silicon waveguide circuit. The microdisk laser structure is detailed in Figure 5 [14] . The 7.5µm diameter disk supports whispering gallery modes, allowing for straightforward electrical injection using a central contact. A tunnel junction is used to prevent excessive losses of the optical mode due to p-type doping. The devices show a threshold below 0.5mA and an output power (coupled to the silicon waveguide circuit) of over 100µW. Recently, the fabrication of these devices on a 200mm wafer in a CMOS pilot line was demonstrated [15] . 
Resonant cavity lasers
The demonstrated microdisk lasers have small form-factors (disk radius below 10 µm) and low lasing threshold (< 1 mA) but they suffer from a low sidemode suppression ratio (SMSR) and mode hopping. Resonant cavity lasers provide an alternative to microdisk lasers, such that small lasers are created with intrinsic single mode laser operation. The proposed laser structure consists of a III-V wire with two silicon cavities underneath, one under each facet of the III-V wire [16] . Such a silicon cavity can be a grating waveguide with a phase-shifting section in the center to create a defect resonance. Figure 6 (a) shows a schematic side-view of the proposed laser. Light is generated and amplified in the III-V wire where it is fully confined. As the light approaches the facet of the III-V wire, a small part of the light couples to the silicon cavity underneath. For the wavelengths close to the silicon cavity's resonance wavelength, power will start to build up inside the silicon cavity and eventually a significant amount of optical power will couple back into the III-V wire. The light coupling back co-directionally to the incident light will interfere destructively to the latter, resulting in zero transmission. On the other hand, the light coupling back counter-directionally to the incident light will provide feedback into the III-V wire, required to establish laser operation. Conceptually, this is analogous to how an add-drop filter works. The inset in figure 6(a) maps the different propagating modes of the resonant mirror to the ports of an adddrop filter. Because the power-buildup only occurs close to the silicon cavity's resonance wavelength, the reflection bandwidth of this type of mirror is very narrow (< 5nm).
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Figure 6: Resonant cavity laser concept: schematic of device (a); experimentally obtained laser spectrum (b)
Since the reflection of such a mirror can be very high (> 90%), the length of the III-V wire can be reduced to make sure only one longitudinal resonance of the III-V cavity lies within the reflection bandwidth of the mirror, yielding an III -V membrane nb waveguide intrinsically single-mode laser with a short length. This method also provides an elegant way to direct the generated laser light into a silicon waveguide. Because power is already built up inside the silicon cavity, it is easy to couple a small part into another waveguide, for example by shortening the grating by a small fraction on one side to tunnel light through the grating to the external waveguide. Single mode laser emission with 40dB side mode suppression ratio is obtained under optical pumping of prototype devices, as shown in Figure 6 (b) [17] .
InP on silicon all-optical switches and regenerators
While the previously discussed devices allowed for electrical pumping, relatively thick III-V epitaxial layers are required, which reduce the confinement factor in the active region and hence impact the power consumption of the device. Ultra-thin (<100nm III-V active layers) can be used to increase the optical confinement, however requiring optical pumping of the structure through the silicon waveguide layer. Optical amplification in such structures above 8dB using optical pump powers of a few mWs was realized. These devices can however also be used as all-optical switches with nanosecond switching times and as optical regenerators for low extinction ratio data signals [18] [19] . The InP membrane switch is made by adhesively bonding a thin (<100 nm) layer of epitaxially grown stack of InGaAs quantum wells and further post-processing of the membrane to leave a 2 µm wide and 150 µm long InP stripe on top of a siliconon-insulator (SOI) waveguide circuit. Light injected into the SOI waveguide is then transferred from the SOI to the InP switch structure by using a vertically positioned inverted taper with appropriate lengths (18 µm long) in both the SOI and InP layers. In Figure 7 (a) an artist's impression of the MIPS layout is shown together with an SEM image of one such device ( Figure 7B) ). Since the membrane has such a small volume, very low optical power levels can render the InP structure transparent, to use it as an all-optical switch. 
Ce:YIG/GGG on silicon for optical isolation
Since the performance of a laser is very sensitive to back-reflections from other components in the circuit, an optical isolator is highly desired. Until now bulk isolators are serving this purpose but for a compact solution the co-integration of an isolator with a laser on the SOI platform is of paramount importance. To construct an optical isolator in linear, time-independent systems a nonreciprocal material is required. A magnetic material can show non-reciprocity in the presence of an external magnetic field. In bulk isolators a piece of YIG is kept between two polarizers with polarization axes offset by 45° and an external magnetic field is applied in the light propagation direction. This rotates the polarization of the incident light by 45° and by another 45° in the backward direction, thereby obtaining high optical isolation. Implementing this concept in a waveguide configuration has been assessed but because of the particularly strong birefringence of SOI waveguides it puts stringent requirements on waveguide dimensions in order to obtain phase matching between the TE and TM mode. To avoid the need for phase-matching, instead of non-reciprocal polarization rotation, the non-reciprocal phase shift (NRPS) experienced by the TM polarized mode due to the presence of a lateral magnetic field is typically utilized in a waveguide configuration [20] . The nonreciprocal material can be bonded [21] [22] [23] or deposited [24] on top of the waveguide circuit to realize an optical isolator. Currently, the material quality of the 
III-V ON SILICON DEVICES FOR SPECTROSCOPIC SENSING
A number of applications would benefit from the use of highly integrated silicon photonic circuits specifically tailored to operate at longer wavelengths. For the specific field of spectroscopic sensing, probing of the molecular fingerprint absorption lines of molecules exploits the strong absorption features of molecules in the short-wave (1.4-3 µm) and midwave (3-8 µm) infrared [25] . The availability of an integration platform covering these two wavelength ranges could enable ultra-compact, low-cost sensor solutions, designed to outperform existing solutions in terms of their selectivity, sensitivity, portability, and power consumption. Many molecules that we want to detect in our environment have bands of absorption lines in the short-wave infrared (SWIR). Semiconductor lasers sources and photodetectors for this wavelength range are based on the GaSb material system. By integrating these GaSb-based semiconductors on a silicon waveguide circuit, fully integrated spectroscopic sensing systems for the short-wave infrared can be envisioned.
GaSb-on-silicon photodetectors
To illustrate the heterogeneous integration of GaSb-based epitaxy, InGaAsSb-based photodetectors were integrated on a silicon waveguide circuit. The device layout is shown in Figure 8 (a) [26] . The GaSb-based epitaxial layer stack, grown using molecular beam epitaxy on an n-type GaSb substrate, is bonded "upside down" onto the SOI waveguide wafer, using the same process as for InP epitaxy, i.e. using a DVS-BCB adhesive bonding agent. After bonding, the GaSb growth substrate is removed by chemical wet etching with a mixture of HF, CrO3 and water (1:1:3 v/v), using an InAsSb layer as an etch stop, which is in turn removed by a mixture of citric acid and hydrogen peroxide (2:1 v/v), leaving a III-V epitaxial film attached to the silicon waveguide circuit, in which the III-V opto-electronic components can be defined. layer is chosen as n-type contact because of its lower bandgap (0.35 eV) and low contact resistance. The III-V mesa, 9 µm wide, was defined using a combination of both dry (CH 4 :H 2 ) and wet etching to reduce the dark current of the photodetector. TiPtAu contacts were used both for n-type and p-type metallization. Figure 8 (b) shows a SEM cross-section image of the integrated device while Figure 8 (c) shows a top-down microscope image. The coupling from the silicon waveguide layer to the InGaAsSb photodetector is based on evanescent coupling between the SOI (3µm wide and 220nm high silicon core) and III-V waveguide. This way integrated photodetectors with a responsivity > 1A/W were demonstrated, with a dark current of 1uA at -0.1V bias [27] . 
